Conference Proceedings

International Conference on Advances In Engineering And Technology - ICAET 2014

Design and Analysis of 8T Full Adder Cell Using Double Gate MOSFET

Author(s) : K. G. SHARMA, RUCHIKA, TRIPTI SHARMA

Abstract

This paper presents a design of a 8 transistor one-bit full adder cell with Double Gate MOSFET. This design has been compared with existing 8 transistor one-bit full adder cell using Single Gate MOSFET at 45nm technology in sub threshold region. In this paper, the designed circuits are observed keeping the power consumption and Power Delay Product as parameters. Simulations are performed on SPICE tool and they have verified the correct operation of the full adder cell using Double Gate MOSFET for a variety of inputs at different supply voltages, temperatures and frequencies. Results indicated that the full adder with Double Gate MOSFET is capable of significant improvement in power consumption and Power Delay Product.

Conference Title : International Conference on Advances In Engineering And Technology - ICAET 2014
Conference Date(s) : 24 - 25 May, 2014
Place : RIT, Roorkee, India
No fo Author(s) : 3
DOI : 10.15224/978-1-63248-028-6-02-25
Page(s) : 118 - 121
Electronic ISBN : 978-1-63248-028-6
Views : 668   |   Download(s) : 180